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I. SUMMARY 
In this work, we proposed Zn-doped Zr oxynitride 
(ZrZnON) as a new charge-trapping layer for flash 
memory applications and investigated its memory 
characteristics based on the capacitor structure of 
AIIAh03/ZrZnON/Si02/Si. The high-K dielectric film, 
ZrON, was used as the control group. The effects of 
incorporating ZnO in ZrON were studied by comparing 
the differences of memory properties between the two 
charge-trapping layers. Measured data showed that the 
memory device containing ZrZnON had much larger C­
V hysteresis window, higher programming/erasing 
speeds and much better charge retention properties than 
the one containing ZrON. These improvements should 
result from charge traps created by ZnO incorporation 
and deeper quantum wells built by the band-gap 
alignment of ZrZnON to the Si02 tunnel layer and Ah03 
blocking layer. 
II. MOTIVATION AND RESULTS 
To obtain higher programming/erasing speed and better 
charge retention simultaneously for flash memory 
applications, near-zero or negative conduction-band 
offset (NCBO) materials, such as ZnO, GaN and AlxGa,_ 
xN, have been proposed as the charge-trapping layer due 
to the deep trap energy level and the deep quantum well 
built by the band-gap alignment of NCBO materials to 
the tunnel layer and the blocking layer [ 1]. These NCBO 
materials, however, generally have a low K value, which 
should result in a higher operating voltage for memory 
device applications. Fortunately, many high-K dielectrics, 
e.g. Hf02 [2], La203 [3], and ZrON [4], have been widely 
investigated as charge-trapping layer in metal-ox ide­
nitride-oxide-silicon (MONOS)-type flash memory 
devices and showed good performance. In this work, in 
order to keep the advantages of both high-K dielectrics 
and NCBO materials, we deposit ZrZnON with a suitable 
amount of ZnO as charge-trapping layer by co-sputtering 
and investigate its memory characteristics. 
Fig. 1 shows the normalized C-V curves of the two 
MONOS memory devices containing ZrZnON and ZrON 
as charge trapping layer. It is found that the device with 
ZrZnON has much larger C-V hysteresis window (8.7 V) 
than the one with ZrON (6.0 V), indicating that 
incorporation of ZnO introduces many charge traps in the 
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ZrZnON film. The transient program and erase 
characteristics of the samples are depicted in Fig. 2(a) 
and Fig. 2(b) respectively. It is observed that the device 
with ZrZnON possesses much higher programming speed 
(5.2 V after 100 IlS at + 13 V). This should result from the 
larger conduction-band offset of ZrZnON with respect to 
the Si02 tunnel layer and the stronger electron-capture 
ability of ZrZnON with deeper-level traps. Owing to the 
negative conduction-band offset of ZnO to the Si 
substrate, the energy levels of some traps in the ZrZnON 
film are aligned with or above the valence band of the Si 
substrate (see Fig. 3). As a result, injected holes during 
the erasing process can directly recombine with electrons 
trapped in the ZrZnON film and thus higher erasing 
speed can be achieved [5]. Fig. 4 shows the charge 
retention characteristics of both devices. The deep trap 
levels introduced by the ZnO incorporation and the deep 
quantum wells built by the band-gap alignment of 
ZrZnON to the tunnel layer and blocking layer (see Fig. 
5) induce much better charge retention property, with a 
charge retention of 85% after 10 years. Therefore, we 
believe that high-K dielectrics mixed with suitable 
NCBO materials, such as ZnO, should be good 
candidates as charge-trapping layer for flash memory 
applications. 
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Fig. 1 Typical normalized C-V curves of MONOS memory devices 
containing the ZrON and ZrZnON as charge-trapping layer. 
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Fig.2 (a) Program and (b) erase transient characteristics of devices with 
ZrZnON and ZrON as charge-trapping layer. 
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Fig. 3 Band diagram of the memory devices under erase state. 
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Fig.4 Charge retention properties the devices containing ZrZnON and 
ZrON. 
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Fig. 5 Band diagram of the memory devices under retention state. 
